LTC4252A-1IMS#TRPBF【PDF 19/36 页】IC CNTRLR HOTSWAP NEGVOLT 10MSOP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录42

15页 16页 17页 18页 [19页]20页 21页 22页 23页

LTC4252-1/LTC4252-2

LTC4252A-1/LTC4252A-2

425212fe

For more information www.linear.com/LTC4252-1

applicaTions inForMaTion

A low impedance short on one card may influence the

behavior of others sharing the same backplane. The initial

glitch and backplane sag as seen in Figure 6 Trace 1, can

rob charge from output capacitors on adjacent cards.

When the faulty card shuts down, current flows in to

refresh the capacitors. If LTC4252s are used by the other

cards, they respond by limiting the inrush current to a

value of 100mV/R

. If C

is sized correctly, the capacitors

will recharge long before C

times out.

POWER GOOD, PWRGD

PWRGD latches low if GATE charges up to within 2.8V of

and DRAIN pulls below V

DRNL

during start-up. PWRGD

is reset in UVLO, in a UV condition or if C

charges up

to 4V . An overvoltage condition has no effect on PWRGD

status. A 58礎 current pulls this pin high during reset.

Due to voltage transients between the power module and

PWRGD, optoisolation is recommended. This pin provides

sufficent drive for an optocoupler. Figure 19 shows an

alternative NPN configuration with a limiting base resistor

for the PWRGD interface. The module enable input should

have protection from the negative input current.

MOSFET SELECTION

The external MOSFET switch must have adequate safe

operating area (SOA) to handle short-circuit conditions

until TIMER times out. These considerations take prece-

dence over DC current ratings. A MOSFET with adequate

SOA for a given application can always handle the required

current, but the opposite may not be true. Consult the

manufacturers MOSFET data sheet for safe operating

area and effective transient thermal impedance curves.

MOSFET selection is a 3-step process by assuming the

absense of a soft-start capacitor. First, R

is calculated

and then the time required to charge the load capacitance

is determined. This timing, along with the maximum

short-circuit current and maximum input voltage defines

an operating point that is checked against the MOSFETs

SOA curve.

To begin a design, first specify the required load current

and Ioad capacitance, I

and C

. The circuit breaker cur-

rent trip point (V

) should be set to accommodate

the maximum load current. Note that maximum input

current to a DC/DC converter is expected at V

SUPPLY(MIN)

is given by:

CB(MIN)

L(MAX)

(8)

where V

CB(MIN)

= 40mV (45mV for LTC4252A) represents

the guaranteed minimum circuit breaker threshold.

During the initial charging process, the LTC4252 may oper-

ate the MOSFET in current limit, forcing (V

ACL

) between

80mV to 120mV (V

ACL

is 54mV to 66mV for LTC4252A)

across R

. The minimum inrush current is given by:

INRUSH(MIN)

80mV

(9)

Maximum short-circuit current limit is calculated using

the maximum V

ACL

. This gives

SHORTCIRCUIT(MAX)

120mV

(10)

The TIMER capacitor C

must be selected based on the

slowest expected charging rate; otherwise TIMER might

time out before the load capacitor is fully charged. A value

for C

is calculated based on the maximum time it takes

the load capacitor to charge. That time is given by:

CL(CHARGE)

C"V

SUPPLY(MAX)

INRUSH(MIN)

(11)

The maximum current flowing in the DRAIN pin is given by:

DRN(MAX)

SUPPLY(MAX)

DRNCL

(12)

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式